

ARM INSTRUCTION SET

Introduction

- ▶ Different ARM architecture revisions support different instructions.
- ▶ New revisions usually add instructions and remain backward compatible.
- ▶ ARM Instructions process data held in registers and only access memory with load and store instructions.
- ▶ ARM instructions commonly take two or three operands.
- ▶ Below is example of ARM ADD instruction.

Instruction Syntax	Destination register (<i>Rd</i>)	Source register 1 (<i>Rn</i>)	Source register 2 (<i>Rm</i>)
ADD r3, r1, r2	r3	r1	r2

DATA Processing Instructions

- ▶ The data processing instructions manipulate data within registers.
- ▶ They are move instruction, arithmetic instructions, logical instructions, comparison instructions, and multiply instructions.
- ▶ Most data processing instructions can process one of their operands using barrel shifter.
- ▶ If S suffix is used on a data processing instruction, then it updates the flags in the cpsr.

Move Instructions

- ▶ Move is the simplest ARM instruction. It copies N into a destination register Rd , where N is a register or immediate value. This instruction is useful for setting initial values and transferring data between registers.

Syntax: `<instruction>{<cond>}{S} Rd, N`

MOV	Move a 32-bit value into a register	$Rd = N$
MVN	move the NOT of the 32-bit value into a register	$Rd = \sim N$


Example

This example shows a simple move instruction. The `MOV` instruction takes the contents of register `r5` and copies them into register `r7`, in this case, taking the value 5, and overwriting the value 8 in register `r7`.

```
PRE   r5 = 5  
        r7 = 8  
        MOV   r7, r5    ; let r7 = r5  
POST  r5 = 5  
        r7 = 5
```

BARREL SHIFTER

- ▶ In previous Example we have used MOC instruction for N to be simple register.
- ▶ But N can be more than just a register or immediate value.
- ▶ This can be a register Rm that has been preprocessed by the barrel shifter prior to being used by a data processing instruction.
- ▶ A unique and powerful feature of ARM processor is the ability to shift 32 bit binary pattern in one of the source registers left or right by a specific number of positions before it enters the ALU.
- ▶ Pre processing or shift occurs within the cycle time of the instructions. This is particularly useful for loading constants into a register and achieving fast multiplies or division by a power of 2.




Barrel shifter and ALU.

Example with barrel shifter

To illustrate the barrel shifter we will take the example in Figure 3.1 and add a shift operation to the move instruction example. Register Rn enters the ALU without any pre-processing of registers. Figure 3.1 shows the data flow between the ALU and the barrel shifter.

We apply a logical shift left (LSL) to register Rm before moving it to the destination register. This is the same as applying the standard C language shift operator \ll to the register. The MOV instruction copies the shift operator result N into register Rd . N represents the result of the LSL operation described in Table 3.2.

```
PRE    r5 = 5  
        r7 = 8  
  
        MOV    r7, r5, LSL #2    ; let r7 = r5*4 = (r5<<2)  
  
POST  r5 = 5  
        r7 = 20
```





Logical shift left by one.



Barrel Shifter Operations

Mnemonic	Description	Shift	Result	Shift amount y
LSL	logical shift left	$x\text{LSL } y$	$x \ll y$	#0–31 or R_s
LSR	logical shift right	$x\text{LSR } y$	$(\text{unsigned})x \gg y$	#1–32 or R_s
ASR	arithmetic right shift	$x\text{ASR } y$	$(\text{signed})x \gg y$	#1–32 or R_s
ROR	rotate right	$x\text{ROR } y$	$((\text{unsigned})x \gg y) \mid (x \ll (32 - y))$	#1–31 or R_s
RRX	rotate right extended	$x\text{RRX}$	$(c \text{ flag} \ll 31) \mid ((\text{unsigned})x \gg 1)$	none

Logical Vs Arithmetic Shift

- ▶ Arithmetic shift is also called signed shift.





Barrel shift operation syntax for data processing instructions.

<i>N</i> shift operations	Syntax
Immediate	#immediate
Register	Rm
Logical shift left by immediate	Rm, LSL #shift_imm
Logical shift left by register	Rm, LSL Rs
Logical shift right by immediate	Rm, LSR #shift_imm
Logical shift right with register	Rm, LSR Rs
Arithmetic shift right by immediate	Rm, ASR #shift_imm
Arithmetic shift right by register	Rm, ASR Rs
Rotate right by immediate	Rm, ROR #shift_imm
Rotate right by register	Rm, ROR Rs
Rotate right with extend	Rm, RRX

Example

This example of a MOV S instruction shifts register $r1$ left by one bit. This multiplies register $r1$ by a value 2^1 . As you can see, the C flag is updated in the $cpsr$ because the S suffix is present in the instruction mnemonic.

```
PRE   cpsr = nzc $v$ qiFt_USER  
        r0 = 0x00000000  
        r1 = 0x80000004
```

```
        MOV $S$    r0, r1, LSL #1
```

```
POST  cpsr = nzC $v$ qiFt_USER  
        r0 = 0x00000008  
        r1 = 0x80000004
```

Arithmetic Instruction

Syntax: <instruction>{<cond>}{S} Rd, Rn, N

ADC	add two 32-bit values and carry	$Rd = Rn + N + \text{carry}$
ADD	add two 32-bit values	$Rd = Rn + N$
RSB	reverse subtract of two 32-bit values	$Rd = N - Rn$
RSC	reverse subtract with carry of two 32-bit values	$Rd = N - Rn - !(\text{carry flag})$
SBC	subtract with carry of two 32-bit values	$Rd = Rn - N - !(\text{carry flag})$
SUB	subtract two 32-bit values	$Rd = Rn - N$

N is result of the shifter operation.

Example 1

This simple subtract instruction subtracts a value stored in register *r2* from a value stored in register *r1*. The result is stored in register *r0*.

```
PRE   r0 = 0x00000000  
        r1 = 0x00000002  
        r2 = 0x00000001
```

```
        SUB r0, r1, r2
```

```
POST  r0 = 0x00000001
```

Example 2

This reverse subtract instruction (RSB) subtracts *r1* from the constant value #0, writing the result to *r0*. You can use this instruction to negate numbers.

```
PRE   r0 = 0x00000000  
        r1 = 0x00000077
```

```
        RSB r0, r1, #0    ; Rd = 0x0 - r1
```

```
POST  r0 = -r1 = 0xffffffff89
```

The SUBS instruction is useful for decrementing loop counters. In this example we subtract the immediate value one from the value one stored in register *r1*. The result value zero is written to register *r1*. The *cpsr* is updated with the *ZC* flags being set.

```
PRE   cpsr = nzcvtqiFt_USER  
       r1 = 0x00000001
```

```
       SUBS r1, r1, #1
```

```
POST  cpsr = nZCvtqiFt_USER  
       r1 = 0x00000000
```

Using the barrel shifter with Arithmetic Instructions

Register *r1* is first shifted one location to the left to give the value of twice *r1*. The **ADD** instruction then adds the result of the barrel shift operation to register *r1*. The final result transferred into register *r0* is equal to three times the value stored in register *r1*.

```
PRE   r0 = 0x00000000  
        r1 = 0x00000005
```

```
ADD     r0, r1, r1, LSL #1
```

```
POST  r0 = 0x0000000f  
        r1 = 0x00000005
```

Logical Instructions

Logical instructions perform bitwise logical operations on the two source registers.

Syntax: `<instruction>{<cond>}{S} Rd, Rn, N`

AND	logical bitwise AND of two 32-bit values	$Rd = Rn \& N$
ORR	logical bitwise OR of two 32-bit values	$Rd = Rn N$
EOR	logical exclusive OR of two 32-bit values	$Rd = Rn \wedge N$
BIC	logical bit clear (AND NOT)	$Rd = Rn \& \sim N$

This example shows a logical OR operation between registers *r1* and *r2*. *r0* holds the result.

PRE *r0* = 0x00000000

r1 = 0x02040608

r2 = 0x10305070

 ORR *r0*, *r1*, *r2*

POST *r0* = 0x12345678

This example shows a more complicated logical instruction called BIC, which carries out a logical bit clear.

PRE r1 = 0b1111
 r2 = 0b0101

 BIC r0, r1, r2

POST r0 = **0b1010**

This is equivalent to

$Rd = Rn \text{ AND NOT}(N)$

Comparison Instructions

Syntax: <instruction>{<cond>} Rn, N

CMN	compare negated	flags set as a result of $Rn + N$
CMP	compare	flags set as a result of $Rn - N$
TEQ	test for equality of two 32-bit values	flags set as a result of $Rn \wedge N$
TST	test bits of a 32-bit value	flags set as a result of $Rn \& N$

This example shows a `CMP` comparison instruction. You can see that both registers, `r0` and `r9`, are equal before executing the instruction. The value of the `z` flag prior to execution is 0 and is represented by a lowercase `z`. After execution the `z` flag changes to 1 or an uppercase `Z`. This change indicates *equality*.

```
PRE   cpsr = nzcvtqiFt_USER
      r0 = 4
      r9 = 4

      CMP   r0, r9

POST  cpsr = nZcvtqiFt_USER
```

Multiply Instructions

Syntax: `MLA{<cond>}{S} Rd, Rm, Rs, Rn`
`MUL{<cond>}{S} Rd, Rm, Rs`

MLA	multiply and accumulate	$Rd = (Rm * Rs) + Rn$
MUL	multiply	$Rd = Rm * Rs$

Syntax: `<instruction>{<cond>}{S} RdLo, RdHi, Rm, Rs`

SMLAL	signed multiply accumulate long	$[RdHi, RdLo] = [RdHi, RdLo] + (Rm * Rs)$
SMULL	signed multiply long	$[RdHi, RdLo] = Rm * Rs$
UMLAL	unsigned multiply accumulate long	$[RdHi, RdLo] = [RdHi, RdLo] + (Rm * Rs)$
UMULL	unsigned multiply long	$[RdHi, RdLo] = Rm * Rs$

This example shows a simple multiply instruction that multiplies registers *r1* and *r2* together and places the result into register *r0*. In this example, register *r1* is equal to the value 2, and *r2* is equal to 2. The result, 4, is then placed into register *r0*.

```
PRE   r0 = 0x00000000  
        r1 = 0x00000002  
        r2 = 0x00000002
```

```
MUL    r0, r1, r2    ; r0 = r1*r2
```

```
POST  r0 = 0x00000004  
        r1 = 0x00000002  
        r2 = 0x00000002
```

The instruction multiplies registers *r2* and *r3* and places the result into register *r0* and *r1*. Register *r0* contains the lower 32 bits, and register *r1* contains the higher 32 bits of the 64-bit result.

```
PRE   r0 = 0x00000000  
        r1 = 0x00000000  
        r2 = 0xf0000002  
        r3 = 0x00000002
```

```
UMULL   r0, r1, r2, r3 ; [r1,r0] = r2*r3
```

```
POST  r0 = 0xe0000004 ; = RdLo  
        r1 = 0x00000001 ; = RdHi
```

Branch Instructions

- ▶ A branch instruction changes the flow of execution or is used to call a routine. This type of instruction allows programs to have subroutines, if-then-else structures, and loops.
- ▶ The change of execution flow forces the program counter *pc* to point to a new address. The ARMv5E instruction set includes four different branch instructions.

Syntax: B{<cond>} label
BL{<cond>} label
BX{<cond>} Rm
BLX{<cond>} label | Rm

B	branch	$pc = label$
BL	branch with link	$pc = label$ $lr = \text{address of the next instruction after the BL}$
BX	branch exchange	$pc = Rm \ \& \ 0xffffffe, \ T = Rm \ \& \ 1$
BLX	branch exchange with link	$pc = label, \ T = 1$ $pc = Rm \ \& \ 0xffffffe, \ T = Rm \ \& \ 1$ $lr = \text{address of the next instruction after the BLX}$

This example shows a forward and backward branch. Because these loops are address specific, we do not include the pre- and post-conditions. The forward branch skips three instructions. The backward branch creates an infinite loop.

```
B    forward
ADD  r1, r2, #4
ADD  r0, r6, #2
ADD  r3, r7, #4
forward
SUB  r1, r2, #4
```

```
backward
ADD  r1, r2, #4
SUB  r1, r2, #4
ADD  r4, r6, r7
B    backward
```

Load-Store Instructions

- ▶ Load-store instructions transfer data between memory and processor registers. There are three types of load-store instructions: single-register transfer, multiple-register transfer, and swap

SINGLE-REGISTER TRANSFER

These instructions are used for moving a single data item in and out of a register. The datatypes supported are signed and unsigned words (32-bit), halfwords (16-bit), and bytes. Here are the various load-store single-register transfer instructions.

Syntax: <LDR|STR>{<cond>}{B} Rd, addressing¹
LDR{<cond>}SB|H|SH Rd, addressing²
STR{<cond>}H Rd, addressing²

LDR	load word into a register	$Rd \leftarrow mem32[address]$
STR	save byte or word from a register	$Rd \rightarrow mem32[address]$
LDRB	load byte into a register	$Rd \leftarrow mem8[address]$
STRB	save byte from a register	$Rd \rightarrow mem8[address]$

LDRH	load halfword into a register	$Rd \leftarrow mem16[address]$
STRH	save halfword into a register	$Rd \rightarrow mem16[address]$
LDRSB	load signed byte into a register	$Rd \leftarrow SignExtend(mem8[address])$
LDRSH	load signed halfword into a register	$Rd \leftarrow SignExtend(mem16[address])$

LDR and STR instructions can load and store data on a boundary alignment that is the same as the datatype size being loaded or stored. For example, LDR can only load 32-bit words on a memory address that is a multiple of four bytes—0, 4, 8, and so on. This example shows a load from a memory address contained in register *r1*, followed by a store back to the same address in memory.

```

;
; load register r0 with the contents of
; the memory address pointed to by register
; r1.
;
;           LDR    r0, [r1]           ; = LDR r0, [r1, #0]
;
; store the contents of register r0 to
; the memory address pointed to by
; register r1.
;
;           STR    r0, [r1]           ; = STR r0, [r1, #0]

```

The first instruction loads a word from the address stored in register *r1* and places it into register *r0*. The second instruction goes the other way by storing the contents of register *r0* to the address contained in register *r1*. The offset from register *r1* is zero. Register *r1* is called the *base address register*. ■